sv2v/test/error/enum_conflict.sv

9 lines
121 B
Systemverilog

module top;
typedef enum {
A = 0,
B, // implicitly 1
C = 1
} Enum;
Enum e;
endmodule