This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
sv2v
mirror of
https://github.com/zachjs/sv2v.git
Watch
1
Star
0
Fork
You've already forked sv2v
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
b7b40af6b8
sv2v
/
test
/
basic
/
reorder.v
6 lines
98 B
Verilog
Raw
Blame
History
module
top
;
wire
[
5
:
0
]
arr
;
assign
arr
[
0
]
=
1
;
initial
$display
(
"
%b
"
,
arr
)
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink