sv2v/test/basic/reorder.v

6 lines
98 B
Verilog

module top;
wire [5:0] arr;
assign arr[0] = 1;
initial $display("%b", arr);
endmodule