sv2v/test/basic/red_wrap.sv

6 lines
89 B
Systemverilog

module top;
wire a, b, x, y;
assign x = a | |b;
assign y = a & &b;
endmodule