sv2v/test/basic/inc.sv

8 lines
101 B
Systemverilog

module top;
integer x = 0;
initial begin
x++;
$display(x);
end
endmodule