mirror of https://github.com/zachjs/sv2v.git
142 lines
3.4 KiB
Plaintext
142 lines
3.4 KiB
Plaintext
cabal-version: 2.4
|
|
|
|
name: sv2v
|
|
version: 0.0.13
|
|
synopsis: SystemVerilog to Verilog conversion
|
|
description:
|
|
A tool for coverting SystemVerilog to Verilog. Originally forked from the
|
|
Verilog parser found at https://github.com/tomahawkins/verilog
|
|
category: Language, Hardware, Embedded, Development
|
|
|
|
author: Zachary Snow <zach@zachjs.com>, Tom Hawkins <tomahawkins@gmail.com>
|
|
maintainer: Zachary Snow <zach@zachjs.com>
|
|
license: BSD-3-Clause
|
|
license-file: LICENSE
|
|
license-files: NOTICE
|
|
homepage: https://github.com/zachjs/sv2v
|
|
|
|
extra-doc-files:
|
|
README.md
|
|
CHANGELOG.md
|
|
|
|
executable sv2v
|
|
default-language: Haskell2010
|
|
main-is: sv2v.hs
|
|
hs-source-dirs: src
|
|
build-tool-depends:
|
|
, alex:alex >= 3.2 && < 4
|
|
, happy:happy >= 1.19 && < 3
|
|
build-depends:
|
|
, array >= 0.5.3
|
|
, base >= 4.12
|
|
, cmdargs >= 0.10.20
|
|
, containers >= 0.6.0.1
|
|
, directory >= 1.3.3
|
|
, filepath >= 1.4.2.1
|
|
, githash >= 0.1.3.1
|
|
, hashable >= 1.2.7
|
|
, mtl >= 2.2.2
|
|
, vector >= 0.12.0.2
|
|
other-modules:
|
|
-- SystemVerilog modules
|
|
Language.SystemVerilog
|
|
Language.SystemVerilog.AST
|
|
Language.SystemVerilog.AST.Attr
|
|
Language.SystemVerilog.AST.Decl
|
|
Language.SystemVerilog.AST.Description
|
|
Language.SystemVerilog.AST.Expr
|
|
Language.SystemVerilog.AST.GenItem
|
|
Language.SystemVerilog.AST.LHS
|
|
Language.SystemVerilog.AST.ModuleItem
|
|
Language.SystemVerilog.AST.Number
|
|
Language.SystemVerilog.AST.Op
|
|
Language.SystemVerilog.AST.ShowHelp
|
|
Language.SystemVerilog.AST.Stmt
|
|
Language.SystemVerilog.AST.Type
|
|
Language.SystemVerilog.Parser
|
|
Language.SystemVerilog.Parser.Keywords
|
|
Language.SystemVerilog.Parser.Lex
|
|
Language.SystemVerilog.Parser.Parse
|
|
Language.SystemVerilog.Parser.ParseDecl
|
|
Language.SystemVerilog.Parser.Preprocess
|
|
Language.SystemVerilog.Parser.Tokens
|
|
-- Conversion modules
|
|
Convert
|
|
Convert.AlwaysKW
|
|
Convert.AsgnOp
|
|
Convert.Assertion
|
|
Convert.BlockDecl
|
|
Convert.Cast
|
|
Convert.DimensionQuery
|
|
Convert.DoWhile
|
|
Convert.DuplicateGenvar
|
|
Convert.EmptyArgs
|
|
Convert.Enum
|
|
Convert.EventEdge
|
|
Convert.ExprAsgn
|
|
Convert.ExprUtils
|
|
Convert.ForAsgn
|
|
Convert.Foreach
|
|
Convert.FuncRet
|
|
Convert.FuncRoutine
|
|
Convert.GenvarName
|
|
Convert.HierConst
|
|
Convert.ImplicitNet
|
|
Convert.Inside
|
|
Convert.Interface
|
|
Convert.IntTypes
|
|
Convert.Jump
|
|
Convert.KWArgs
|
|
Convert.Logic
|
|
Convert.LogOp
|
|
Convert.MultiplePacked
|
|
Convert.NamedBlock
|
|
Convert.Package
|
|
Convert.ParamNoDefault
|
|
Convert.ParamType
|
|
Convert.PortDecl
|
|
Convert.PortDefault
|
|
Convert.RemoveComments
|
|
Convert.ResolveBindings
|
|
Convert.Scoper
|
|
Convert.SeverityTask
|
|
Convert.Simplify
|
|
Convert.Stream
|
|
Convert.StringParam
|
|
Convert.StringType
|
|
Convert.Struct
|
|
Convert.StructConst
|
|
Convert.TFBlock
|
|
Convert.Traverse
|
|
Convert.Typedef
|
|
Convert.TypeOf
|
|
Convert.UnbasedUnsized
|
|
Convert.Unique
|
|
Convert.UnnamedGenBlock
|
|
Convert.UnpackedArray
|
|
Convert.Unsigned
|
|
Convert.Wildcard
|
|
-- sv2v CLI modules
|
|
Bugpoint
|
|
Job
|
|
Split
|
|
Paths_sv2v
|
|
autogen-modules:
|
|
Paths_sv2v
|
|
default-extensions:
|
|
PatternSynonyms
|
|
TupleSections
|
|
ghc-options:
|
|
-O3
|
|
-threaded
|
|
-rtsopts
|
|
"-with-rtsopts=-N -A32m"
|
|
-funbox-strict-fields
|
|
-Wall
|
|
-Wno-incomplete-uni-patterns
|
|
-Wno-x-partial
|
|
|
|
source-repository head
|
|
type: git
|
|
location: git://github.com/zachjs/sv2v.git
|