sv2v/test/core/elab_task.v

3 lines
22 B
Verilog