sv2v/test/warning/attr.sv

8 lines
133 B
Systemverilog

module mod(output logic out);
assign out = 1;
endmodule
module top;
logic x;
mod m((* foo *)(* bar *).out(x));
endmodule