sv2v/test/core/struct_cast_dot.v

6 lines
70 B
Verilog

module top;
wire a;
wire [1:0] b;
wire [2:0] c;
endmodule