mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-02 10:27:21 +02:00
12 lines
232 B
Verilog
12 lines
232 B
Verilog
module Example(inp);
|
|
input [19:0] inp;
|
|
initial #1 $display("%b", inp);
|
|
endmodule
|
|
|
|
module top;
|
|
Example e1({20 {1'sb0}});
|
|
Example e2({20 {1'sb1}});
|
|
Example e3({20 {1'sbx}});
|
|
Example e4({20 {1'sbz}});
|
|
endmodule
|