mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-31 09:44:27 +02:00
Zachary Snow
8eb3a251f7
- full import and export support - simplify AST representation of import and export - allow package-scoped identifiers invoked as subroutines - use scoped name resolution for identifiers in packages - merge package item nesting conversion into package conversion - fix handling of colliding enum items in separate modules - fix visiting enum item exprs in types
31 lines
729 B
Verilog
31 lines
729 B
Verilog
module top;
|
|
initial begin
|
|
$display("A 3");
|
|
$display("B 3");
|
|
$display("C 1");
|
|
$display("D 2");
|
|
$display("E 2");
|
|
$display("F 2");
|
|
// G doesn't print
|
|
$display("H 1");
|
|
$display("I 1");
|
|
$display("J 1");
|
|
$display("K1 1");
|
|
$display("K2 2");
|
|
$display("K3 3");
|
|
$display("K4 2");
|
|
$display("K0 1");
|
|
$display("L 1");
|
|
$display("M1 1");
|
|
$display("M2 1");
|
|
$display("M3 1");
|
|
$display("M4 1");
|
|
$display("W::help() 1");
|
|
$display("W::help() 1");
|
|
$display("N1 1");
|
|
$display("N2 2");
|
|
$display("O1 1");
|
|
$display("O2 2");
|
|
end
|
|
endmodule
|