mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
14 lines
259 B
Systemverilog
14 lines
259 B
Systemverilog
package foo_pkg;
|
|
typedef enum logic [2:0] {
|
|
AccessAck = 3'd0,
|
|
AccessAckData = 3'd1
|
|
} inp_t;
|
|
endpackage
|
|
|
|
module top;
|
|
import foo_pkg::*;
|
|
inp_t test;
|
|
assign test = foo_pkg::AccessAck;
|
|
initial $display(test);
|
|
endmodule
|