sv2v/test/basic/empty_constructs.v

3 lines
22 B
Verilog