sv2v/test/error/size_cast_zero_var.sv

6 lines
125 B
Systemverilog

// pattern: size cast width 0 is not a positive integer
module top;
wire x = 0;
initial $display((0)'(x));
endmodule