sv2v/test/error/size_cast_x_var.sv

6 lines
123 B
Systemverilog

// pattern: size cast width 1'bx is not an integer
module top;
wire x = 0;
initial $display((1'bx)'(x));
endmodule