sv2v/test/write/two.sv

10 lines
114 B
Systemverilog

package P;
typedef logic T;
endpackage
module three;
P::T x;
endmodule
module two;
logic x;
endmodule