sv2v/test/error/missing_endtask.sv

6 lines
104 B
Systemverilog

// pattern: missing expected `endtask`
module top;
task automatic foo;
input inp;
endmodule