sv2v/test/error/lhs_expr.sv

6 lines
117 B
Systemverilog

// pattern: cannot convert expression to LHS
module top;
logic x;
assign {<< {x, 2'b00}} = 3'b101;
endmodule