sv2v/test/error/for_loop_decl_no_init.sv

7 lines
194 B
Systemverilog

// pattern: for_loop_decl_no_init\.sv:4:23: Parse error: for loop declaration is missing initialization
module top;
initial
for (integer x; x < 3; x = x + 1)
;
endmodule