sv2v/test/dump/example.sv

module top;
    typedef logic T;
    T x;
    assign x = 1;
endmodule