sv2v/test/dump/example.sv

6 lines
70 B
Systemverilog

module top;
typedef logic T;
T x;
assign x = 1;
endmodule