sv2v/test/core/package_unique.v

7 lines
112 B
Verilog

module top;
wire P_T;
assign P_T = 0;
initial $display("%b", P_T);
reg [1:0] P_U = 0;
endmodule