This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
sv2v
mirror of
https://github.com/zachjs/sv2v.git
Watch
1
Star
0
Fork
You've already forked sv2v
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
52eb839eb5
sv2v
/
test
/
core
/
package_unique.v
7 lines
112 B
Verilog
Raw
Blame
History
module
top
;
wire
P_T
;
assign
P_T
=
0
;
initial
$display
(
"
%b
"
,
P_T
)
;
reg
[
1
:
0
]
P_U
=
0
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink