sv2v/test/core/package_export_first.v

4 lines
47 B
Verilog

module top;
initial $display(1);
endmodule