sv2v/test/core/multipack_inline.v

module top;
    wire [31:0] x;
    assign x[7:0] = 1'sb1;
endmodule