sv2v/test/core/input_reg.v

module Example(
    input wire inp,
    output wire out
);
    assign out = ~inp;
endmodule