sv2v/test/core/implicit_net_reset.v

6 lines
74 B
Verilog

module top;
wire x, y;
assign y = 1;
assign x = ~y;
endmodule