sv2v/test/core/edge_tb.v

module top;
    reg clk;
    initial begin
        clk = 0;
        repeat (10)
            #5 clk = ~clk;
    end
    mod m(clk);
endmodule