sv2v/test/core/do_while.v

11 lines
203 B
Verilog

module top;
integer x = 0;
initial
while (x < 3) begin
$display("hi %0d", x);
x++;
if (x != 2)
$display("step");
end
endmodule