sv2v/test/core/always_spin.v

9 lines
151 B
Verilog

module top;
`include "always_spin.vh"
wire [Z - 1:0] foo;
wire flag;
reg bar;
always @*
bar = foo[Z - 1] & flag;
endmodule