sv2v/test/basic/port_decl_simplify.sv

5 lines
74 B
Systemverilog

module top(out);
output [32 - 1:0] out;
reg [31:0] out;
endmodule