luke
/
sv2v
mirror of https://github.com/zachjs/sv2v.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
sv2v/test/basic/port_decl_simplify.sv

5 lines
74 B
Systemverilog
Raw Blame History

module top(out);
output [32 - 1:0] out;
reg [31:0] out;
endmodule
Reference in New Issue View Git Blame Copy Permalink