sv2v/test/relong/tb_dumper.v

7 lines
119 B
Verilog

module sv2v_dumper;
initial begin
$dumpfile(`TEST_VCD);
$dumpvars(1, `TEST_TOP);
end
endmodule