mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-03 08:33:46 +02:00
6 lines
70 B
Systemverilog
6 lines
70 B
Systemverilog
module top;
|
|
typedef logic T;
|
|
T x;
|
|
assign x = 1;
|
|
endmodule
|