Files
sv2v/test/core/package_implied.v
T

6 lines
96 B
Verilog

module top;
localparam P_X = 10;
localparam Y = P_X;
initial $display(Y);
endmodule