mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-04 16:53:47 +02:00
4 lines
61 B
Verilog
4 lines
61 B
Verilog
module top;
|
|
initial $display("%0d %0d", 1, 1);
|
|
endmodule
|