sv2v/test/resolve/module.sv

10 lines
204 B
Systemverilog

module top
import pkg::*;
#(parameter width = width_calc(2))
(input [width-1:0] i, output [width-1:0] o);
assign o = i + 1'b1;
initial begin
$display(width);
end
endmodule