sv2v/test/lex/macro_iv.v

3 lines
52 B
Verilog

// use iverilog as reference
`include "macro_iv.sv"