sv2v/test/lex/line.v

8 lines
131 B
Verilog

module top;
initial begin
$display("line.sv", `__LINE__);
;
$display("fake.v", 102);
end
endmodule