sv2v/test/lex/file_line.v

3 lines
53 B
Verilog

// use iverilog as reference
`include "file_line.sv"