sv2v/test/lex/cond.v

3 lines
48 B
Verilog

// use iverilog as reference
`include "cond.sv"