sv2v/test/write/two.sv

4 lines
35 B
Systemverilog

module two;
logic x;
endmodule