sv2v/test/error/interface_non_lhs.sv

9 lines
140 B
Systemverilog

interface Interface(input a, output b);
assign b = a;
endinterface
module top;
logic a, b;
Interface intf(a, b + 1);
endmodule