sv2v/test/error/end_label_task_wrong.sv

6 lines
109 B
Systemverilog

// pattern: element "yes" has mismatched end label "no"
module top;
task yes;
endtask : no
endmodule