sv2v/test/basic/union_tb.v

4 lines
39 B
Verilog

module top;
wrap wrap();
endmodule