sv2v/test/basic/size_cast.v

7 lines
115 B
Verilog

module top;
localparam BW = 3;
wire [2:0] test;
assign test = 0;
initial $display(test);
endmodule