sv2v/test/basic/size_cast.sv

7 lines
121 B
Systemverilog

module top;
localparam BW = 3;
logic [2:0] test;
assign test = BW'(0);
initial $display(test);
endmodule