sv2v/test/basic/attr.sv

8 lines
123 B
Systemverilog

(* a=1 *) module top;
(* foo="bar" *) logic x;
initial begin
x = 1;
$display(x);
end
endmodule