sv2v/test/basic/gate.v

3 lines
60 B
Verilog

// This test is for parser coverge only.
`include "gate.sv"