sv2v/test/nosim/time.sv

5 lines
64 B
Systemverilog

module top;
time t = 1s;
initial $display(t);
endmodule