sv2v/test/nosim/final.sv

4 lines
49 B
Systemverilog

module top;
final $display("bye");
endmodule