sv2v/test/nosim/extern.sv

2 lines
38 B
Systemverilog

extern module foo(input x, output y);