sv2v/test/lib/tb_dumper.v

7 lines
113 B
Verilog

module sv2v_dumper;
initial begin
$dumpfile(`TEST_VCD);
$dumpvars(1, top);
end
endmodule