luke
/
sv2v
mirror of https://github.com/zachjs/sv2v.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
sv2v/test/lex/undefineall.v

4 lines
50 B
Verilog
Raw Blame History

module top;
initial $display("hi");
endmodule
Reference in New Issue View Git Blame Copy Permalink